

Refine Search

Search Results -

Term	Documents
(5 AND 16).PGPB,USPT.	0
(L16 AND L5).PGPB,USPT.	0

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L29

Search History

 DATE: Friday, July 07, 2006 [Printable Copy](#) [Create Case](#)

<u>Set</u> <u>Name</u>	<u>Query</u>	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
side by side			
<i>DB=PGPB,USPT; PLUR=YES; OP=OR</i>			
<u>L29</u>	L16 and I5	0	<u>L29</u>
<u>L28</u>	L15 and I5	0	<u>L28</u>
<u>L27</u>	L14 and I5	0	<u>L27</u>
<u>L26</u>	L13 and I5	1	<u>L26</u>
<u>L25</u>	L11 and I5	4	<u>L25</u>
<u>L24</u>	L23 and I5	1	<u>L24</u>
<u>L23</u>	(713/310-340)[CCLS]	3630	<u>L23</u>
<u>L22</u>	I10 and I16	4	<u>L22</u>
<u>L21</u>	I10 and I15	6	<u>L21</u>
<u>L20</u>	I10 and I14	3	<u>L20</u>
<u>L19</u>	I10 and I13	6	<u>L19</u>

<u>L18</u>	l10 and l12	47	<u>L18</u>
<u>L17</u>	l10 and l11	47	<u>L17</u>
<u>L16</u>	(710/60)[CCLS]	343	<u>L16</u>
<u>L15</u>	(370/230)[CCLS]	1435	<u>L15</u>
<u>L14</u>	(709/233)[CCLS]	457	<u>L14</u>
<u>L13</u>	(712/225,227)[CCLS]	1178	<u>L13</u>
<u>L12</u>	(712/2-300)![CCLS]	12294	<u>L12</u>
<u>L11</u>	(712/2-300)[CCLS]	12294	<u>L11</u>
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>			
<u>L10</u>	l6 and l7 and payload	1597	<u>L10</u>
<u>L9</u>	L8 and l7	4	<u>L9</u>
<u>L8</u>	l5 and l6	21	<u>L8</u>
<u>L7</u>	L6 near12 bus	29004	<u>L7</u>
<u>L6</u>	(low\$3 or fast\$3 or high\$3 or slow\$3) near6 (speed or rate or clock)	2213048	<u>L6</u>
<u>L5</u>	(deactivat\$5 or disabl\$5) near8 (cpu or alu or execution) near15 ("not" near4 execut\$5 or free or moment\$7)	31	<u>L5</u>
<i>DB=USPT; PLUR=YES; OP=OR</i>			
<u>L4</u>	L1 and payload	0	<u>L4</u>
<u>L3</u>	L2 and payload	0	<u>L3</u>
<u>L2</u>	5559986.pn.	1	<u>L2</u>
<u>L1</u>	5634131.pn.	1	<u>L1</u>

END OF SEARCH HISTORY


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(((disabl*, deactiv*) <and> (cpu, alu) <and> (command*, instruction))<in>metad..."

☒ e-mail

Your search matched 6 of 1370541 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

[View Session History](#)[New Search](#)

Modify Search

(((disabl*, deactiv*) <and> (cpu, alu) <and> (command*, instruction))<in>metad...

[Search](#)☐ Check to search only within this results set

» Key

Display Format: ☒ Citation ☐ Citation & Abstract[IEEE JNL](#) IEEE Journal or Magazine[IEEE JNL](#) IEE Journal or Magazine[IEEE CNF](#) IEEE Conference Proceeding[IEEE CNF](#) IEE Conference Proceeding[IEEE STD](#) IEEE Standard[view selected items](#)[Select All](#) [Deselect All](#)

- ☐ 1. **Fetch Halting on critical load misses**
 Mehta, N.; Singer, B.; Bahar, R.I.; Leuchtenburg, M.; Weiss, R.;
[Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings. IEEE Inter-](#)
[on](#)
 11-13 Oct. 2004 Page(s):244 - 249
 Digital Object Identifier 10.1109/ICCD.2004.1347929
[AbstractPlus](#) | Full Text: [PDF](#)(303 KB) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ 2. **A low-power microcontroller with on-chip self-tuning digital clock-generator for variable-foa-**
 Olivieri, M.; Trifiletti, A.; De Gloria, A.;
[Computer Design, 1999. \(ICCD '99\) International Conference on](#)
 10-13 Oct. 1999 Page(s):476 - 481
 Digital Object Identifier 10.1109/ICCD.1999.808583
[AbstractPlus](#) | Full Text: [PDF](#)(104 KB) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ 3. **Architectural and compiler support for energy reduction in the memory hierarchy of high pe microprocessors**
 Hajj, N.B.M.; Polychronopoulos, C.; Stamoulis, G.;
[Low Power Electronics and Design, 1998. Proceedings. 1998 International Symposium on](#)
 10-12 Aug 1998 Page(s):70 - 75
[AbstractPlus](#) | Full Text: [PDF](#)(524 KB) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ 4. **Architectural and compiler techniques for energy reduction in high-performance microproc-**
 Bellas, N.; Hajj, I.N.; Polychronopoulos, C.D.; Stamoulis, G.;
[Very Large Scale Integration \(VLSI\) Systems. IEEE Transactions on](#)
 Volume 8, Issue 3, June 2000 Page(s):317 - 326
 Digital Object Identifier 10.1109/92.845897
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(248 KB) [IEEE JNL](#)
[Rights and Permissions](#)
- ☐ 5. **Multi-level approaches to low power 16-bit ALU design**
 Beom Seon Ryu; Hyoung Sok Oh; Kie Hak Shim; Kie Young Lee; Tae Won Cho;
[ASICs, 1999. AP-ASIC '99. The First IEEE Asia Pacific Conference on](#)
 23-25 Aug. 1999 Page(s):158 - 161
 Digital Object Identifier 10.1109/APASIC.1999.824052

[AbstractPlus](#) | Full Text: [PDF](#)(272 KB) [IEEE CNF](#)

[Rights and Permissions](#)



6. A design of low power 16-b ALU

Beom Seon Ryu; Jung Sok Yi; Kie Young Lee; Tae Won Cho;

[TENCON 99. Proceedings of the IEEE Region 10 Conference](#)

Volume 2, 15-17 Sept. 1999 Page(s):868 - 871 vol.2

Digital Object Identifier 10.1109/TENCON.1999.818556

[AbstractPlus](#) | Full Text: [PDF](#)(340 KB) [IEEE CNF](#)

[Rights and Permissions](#)

[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2006 IEEE

